Impact Factor: 7.883
Submit Paper
Volume 4, Issue 7 (July 2018)

The Design Of Phase Locked Loop Using 180nm Vlsi Technology

Impact Factor
7.883
Call For Paper
Volume 12 Issue 07

July 2026

Download Paper Format
Copyright Form
Share on:

Author(s)

Nithin Mubeena Parveen Taj Asif Iqbal Mulla Sushanth K J

Abstract

Phase Locked Loops (PLLs) Can Be Found In Many Different Types Of Circuits Nowadays. Their Applications Range From A Variety Of Uses. From Synchronization Of Clock Signals, Demodulation, Clock Recovery, Jitter And Noise Reduction, And De-skewing, The List


Keywords

PLL CMOS 180 Nm

Paper ID

IJSARTV4I724409

Publication Date

July 13, 2018

Research Area

ECE

Submit Your Paper to IJSART

Join the global research community with IJSART. Submit your paper, share your work, and gain worldwide recognition!