Impact Factor
7.883
Call For Paper
Volume 12 Issue 07
July 2026
Download Paper Format
Copyright Form
Author(s)
Ritika Agrawal Ashish Dubey
Abstract
It Is Also A Well-known Fact That The Multiplier Unit Forms An Integral Part Of Processor Design, Due To This, High Speed Digital Processor Architecture Become The Need Of The Day. In This Paper A Novel Programmable FFT Architecture For Radix-2 DIT Algori
Keywords
Reversible Gates
Adder/ Sub Tractor
Fast Fourier Transform
DKG Gate
Paper ID
IJSARTV7I850530
Publication Date
August 19, 2021
Research Area
Electronics Engineering