Impact Factor
7.883
Call For Paper
Volume 12 Issue 07
July 2026
Download Paper Format
Copyright Form
Author(s)
Yashoda Kumari Dr. R.K. Dubey
Abstract
This Paper Describes A Design Methodology Of A 256 × 16 RAM Using VHDL To Ease The Description, Verification, Simulation And Hardware Realization. A 256 × 16 RAM Has 16-bit Data Length. This Can Read And Write 16-bit Data. Vectorizing Involves Parallel A
Keywords
VHDL
XILLINX
RAM
C-RAM
M-RAM
TWB
SBO
Paper ID
IJSARTV4I523692
Publication Date
May 27, 2018
Research Area
Electronics & Communication Engineering