Impact Factor: 7.883
Submit Paper
Volume 3, Issue 5 (May 2017)

Power Reduction Techniques In Vlsi Using 8x10 Encoder & 10x8 Decoder Without Ripple Counter

Impact Factor
7.883
Call For Paper
Volume 12 Issue 07

July 2026

Download Paper Format
Copyright Form
Share on:

Author(s)

S Rama Mohan Reddy T.Bathinababu

Abstract

In Today’s Time The VLSI Industry Is Growing Rapidly And It Demands For The Devices Which Consume Less Power And There Is No Impact On Their Performance. Maintaining The Performance With Less Power Consumption Is The Big Task For The Engineers. Therefore,


Keywords

Xilinx; Verilog; Altera QUARTUS-II;8x10 Encoder And 10x8 Decoder; Pulseclock;

Paper ID

IJSARTV3I515335

Publication Date

May 23, 2017

Research Area

ECE

Submit Your Paper to IJSART

Join the global research community with IJSART. Submit your paper, share your work, and gain worldwide recognition!