Impact Factor: 7.883
Submit Paper
Volume 11, Issue 3 (March 2025)

Performance Analysis Of Power Gating Design In Low Power Vlsi Circuits

Impact Factor
7.883
Call For Paper
Volume 12 Issue 07

July 2026

Download Paper Format
Copyright Form
Share on:

Author(s)

S Pranesh V Premsai L J Saurav S vasanthiriya

Abstract

In Modern Digital Systems, Power Efficiency Is A Critical Design Parameter, Especially In Applications Like Mobile Devices, IoT, And Embedded Systems. Clock Gating Is A Widely-used Technique For Reducing Dynamic Power Consumption By Disabling The Clock Si


Keywords

ALU HDL IOT

Paper ID

IJSARTV11I3102740

Publication Date

March 5, 2025

Research Area

ECE

Submit Your Paper to IJSART

Join the global research community with IJSART. Submit your paper, share your work, and gain worldwide recognition!