Impact Factor: 7.883
Submit Paper
Volume 3, Issue 7 (July 2017)

Implementation Of Fault Tolerant Embedded Signature Analyzer

Impact Factor
7.883
Call For Paper
Volume 12 Issue 07

July 2026

Download Paper Format
Copyright Form
Share on:

Author(s)

Amol Gulab Patil Usha Jadhav

Abstract

- To Test And Verify Arithmetic And Logic Operations Performed By Digital Circuits An Arithmetic And Algebraic Codes Are Used. Residue Generator Is An Important Unit Of Hardware Implementation Of Arithmetic Code Which Generates Residue Of Number With Resp


Keywords

Built-in Self-test Cyclic Redundancy Check Codes Design For Testability Digital Circuits Error Correction Codes Fault Detection Fault Tolerant System.

Paper ID

IJSARTV3I715927

Publication Date

July 7, 2017

Research Area

Electronics And Telecommunication

Submit Your Paper to IJSART

Join the global research community with IJSART. Submit your paper, share your work, and gain worldwide recognition!