Impact Factor: 7.883
Submit Paper
Volume 4, Issue 5 (May 2018)

Digital Phase Locked Loop: An Fpga Implementation

Impact Factor
7.883
Call For Paper
Volume 12 Issue 07

July 2026

Download Paper Format
Copyright Form
Share on:

Author(s)

Divya rajan

Abstract

A PLL Is A Negative Feedback System Where An Oscillator Generated Signal Is Phase And Frequency Locked To A Reference Signal. To Overcome The Drawbacks Of The Conventional PLL, The Analog PLL Is Modified Using All Digital Components. In This Paper, ADPLL


Keywords

Phase Detector Loop Filter DCO FPGA

Paper ID

IJSARTV4I523326

Publication Date

May 4, 2018

Research Area

Electronics And Communication Engineering

Submit Your Paper to IJSART

Join the global research community with IJSART. Submit your paper, share your work, and gain worldwide recognition!