Designing Of Ram In Vhdl Using Modelsim

• Author(s):

  Abenayasri.S , Kavin Sitharthan.S

• Keywords:

  IOT Module, Car Accident, Arduino Microcontroller, Emergency Messages, Multi Sensor

• Abstract:

  This WorkRandom Access Memory (RAM) Is A Mandatory Component Of Digital System. The RAM Design Aims To Produce Faster, Smaller And Economical System. A Work On This Topic Enable Better Understanding Of Real Time Implementation On Electronic System. This Project Focuses On Designing A Random Access Memory (RAM) Module Using VHDL And Validating Its Functionality Through Simulation With Model Sim. The Objective Is To Develop A Synchronous RAM With Specified Data And Address Widths, Implement It In VHDL, And Verify Its Operation Through A Comprehensive Test Bench.

---

Other Details

• Paper id:

  IJSARTV11I4103176

• Published in:

  Volume: 11 Issue: 4 April 2025

• Publication Date:

  2025-04-17

Download Article