Impact Factor: 7.883
Submit Paper
Volume 12, Issue 4 (April 2026)

Design Of Vlsi-based Hardware Detection System Against Power Side-channel Attacks

Impact Factor
7.883
Call For Paper
Volume 12 Issue 07

July 2026

Download Paper Format
Copyright Form
Share on:

Author(s)

Dr.V.Pushpa AshwinKumar A Gowtham S Sanjay C

Abstract

The Rapid Growth Of System-on-Chip (SoC) Technologies Has Increased Their Vulnerability To Advanced Physical And Power Side-channel Attacks, Which Can Compromise The Security Of Integrated Circuits. Conventional Countermeasures Often Involve Complex Fabrication Processes And High Area Overhead, Making Them Difficult To Implement And Verify. This Paper Presents A VLSI-based Hardware Detection System Designed To Identify And Mitigate Power Side-channel And Physical Attacks In Real Time. The Proposed Approach Integrates Clock-based And Voltage-based Sensing Mechanisms Along With Dynamic Pattern Matching To Detect Anomalies Caused By Attacks Such As Voltage Manipulation, Replay Attacks, And Unauthorized Probing. The System Is Implemented Using FPGA-based Architecture And Validated Through Simulation Using ModelSim. Experimental Results Demonstrate That The Proposed Detection Framework Achieves High Accuracy With Low Overhead, Ensuring Minimal Impact On System Performance. The Design Offers A Scalable And Efficient Solution That Can Be Seamlessly Integrated Into Existing SoC Architectures, Enhancing Hardware Security And Reliability In Modern Embedded Systems.


Keywords

FPGA Power Side-Channel Attacks SoC Security VLSI Design Attack Detection.

Paper ID

IJSARTV12I4105102

Publication Date

April 21, 2026

Research Area

Electronics And Communication Engineering

Submit Your Paper to IJSART

Join the global research community with IJSART. Submit your paper, share your work, and gain worldwide recognition!