Impact Factor: 7.883
Submit Paper
Volume 4, Issue 3 (March 2018)

Cmos Asic Design And Implementation Of Phase Locked Loop Using Cadence Eda Tool

Impact Factor
7.883
Call For Paper
Volume 12 Issue 07

July 2026

Download Paper Format
Copyright Form
Share on:

Author(s)

M.Sangeetha R.Jeevitha C.Nandhini B.N.Muralidaran

Abstract

Phase Locked Loop Is The Heart Of The Many Modern Electronics As Well Communication System. Hence There Is Necessity Of A PLL Which Must Operate In The GHz Frequency Range. PLL Is A Mixed Signal Circuit As Its Architecture Involves Both Digital And Analog


Keywords

Charge Pump Loop Filter Phase Frequency Detector Voltage Control Oscillator.

Paper ID

IJSARTV4I321792

Publication Date

March 23, 2018

Research Area

Electrical And Electronics Engineering

Submit Your Paper to IJSART

Join the global research community with IJSART. Submit your paper, share your work, and gain worldwide recognition!