Impact Factor: 7.883
Submit Paper
Volume 5, Issue 3 (March 2019)

1-bit Full Adder Based On Novel Self-controllable Voltage Level Technique For Low Leakage Current

Impact Factor
7.883
Call For Paper
Volume 12 Issue 07

July 2026

Download Paper Format
Copyright Form
Share on:

Author(s)

Paridhi Goswami Agranshu Dwivedi

Abstract

In This Work Many Discharge Reduction Techniques Is Studied And Analyzed, Once That A Specific Discharge Reduction Technique Is Chosen. Hand-picked Technique Is Self-controllable Voltage Level (SVL) Technique. This Method Is Any Improved To Boost The Syst


Keywords

Low Discharge Current Self Manageable Voltage Level Technique Low Power. High Performance High Speed.

Paper ID

IJSARTV5I329652

Publication Date

March 19, 2019

Research Area

Electronics And Communication

Submit Your Paper to IJSART

Join the global research community with IJSART. Submit your paper, share your work, and gain worldwide recognition!